Design and hazard solving of five-stage pipeline RISC-V processor structure

Zhongyang Qin

University of Electronic Science and Technology of China, Qingshuihe Campus: No. 2006, Xiyuan Avenue, High-tech Zone (West), Chengdu, Sichuan, China

2021190505020@std.uestc.edu.cn

Abstract. Benefiting from its late arrival, the RISC-V architecture capitalizes on the maturity of computer architecture technology achieved through years of development. This allows the RISC-V design to sidestep issues that have been exhaustively examined during the evolution of computer architecture over time. Adhering to a specific sequence for executing instructions with a CPU results in extended processing durations. However, in a pipelined architecture, the execution of one instruction doesn't disrupt the synchronized progression of other instructions. The introduction of a pipeline structure can improve processor speed, performance, throughput, and so on. In this paper, the pipeline structure is divided into five stages: fetch, decode, execute, memory and write back. It uses registers to solve the possible hazards of pipelining. The central processing unit employs the RISC-V RV32I foundational integer instruction set architecture. This paper used Verilog language to design, and Vivado simulation environment to simulate the design. The pipeline structure is simulated successfully, including R, I, B, and J type instructions, and the structure hazard, control hazard, data hazard, and other three hazards are also successfully solved.

Keywords: RISC-V, RV32I, five-stage pipeline, FPGA, hazard.

1. Introduction

RISC-V adheres to the principles of reduced instruction set architecture and operates as an open-source instruction set [1]. It stands as a fully accessible instruction set, available for utilization by both individuals and companies without any associated costs [2]. It was developed by a team led by Professor David Patterson at the University of California, Berkeley, and has since become a strong new force in RISC processors [1]. RISC-V instruction set architecture has the advantages of low power consumption, low cost, small area, and high speed [3]. This open standard Instruction Set Architecture is intended to facilitate 32-bit, 64-bit, and 128-bit address spaces. It has been designed following the principles of a Reduced Instruction Set Computer (RISC) [4].

This paper focused on RV32I, which refers to the 32-bit base integer instruction set. This paper divides a RISC-V instruction into five stages, adds registers to implement a five-level pipeline structure, and gives the simulation results of some instructions, such as addi, slli, jalr, etc. In the RISC-V pipeline structure, there will be a variety of hazard problems, and three categories of hazard: structural hazard, control hazard, and data hazard [5]. For some examples of these three types of hazards, this paper uses the method of adding registers to give solutions, simulation results, and feasibility analysis respectively.

© 2023 The Authors. This is an open access article distributed under the terms of the Creative Commons Attribution License 4.0 (https://creativecommons.org/licenses/by/4.0/).

This paper presents several effective methods to solve the RISC-V pipeline hazard problem, which can ensure the efficient and stable operation of the RISC-V processor in the five-level pipeline structure [6].

2. RISC-V instruction set

RISC-V constitutes a liberated and openly accessible Instruction Set Architecture (ISA), fostering a fresh era of processor advancements facilitated by collaborative efforts concentrated around open standards. RISC-V ISA architecturally provides a new level of free, scalable software and hardware freedom [6, 7]. The instruction set of RISC-V consists of two parts: basic instructions and extended instructions [8]. According to the different register bit width and address, it is divided into 32, 64, and 128 three different instruction sets. This paper focuses on the 32-bit wide rv32i, for applications that need more speed while using less electricity [4]. Because of their simpler instruction execution [9]. Any processor's basic architecture is improved by pipelining since it increases speed, throughput, and performance. While a pipeline is executing an instruction, the following instruction can be processed concurrently without interfering with the completion of the ongoing instruction, thereby enhancing overall processing speed [10]. However, the potential for data and control hazards leading to pipeline stalls represents the primary downside of utilizing pipelining [6]. This study describes a 32-bit RISC-V pipelined processor architecture that uses approaches for hazard removal including branch prediction and data forwarding [1].

3. Five-level pipeline design

Single-cycle CPU executes a complete instruction in one cycle, takes the instruction when the clock rises, decodes, executes, and accesses it during the high-level period, and writes it back when the clock falls [4]. The five-level pipeline only completes one stage in one cycle. With fewer tasks to complete, fewer circuit modules are needed, the execution time is short, and the processor can have higher frequencies [11]. Five-level pipeline, as the name suggests, a total of single-cycle instructions are divided into five stages: fetch instruction, decode, execute, access memory, and write back, so the final generation is a five-level pipeline, at most five instructions can be processed in parallel [12]. While instruction 1 is executed correctly, it is necessary to do a good job of interacting with each level (if you can avoid some interactions, naturally, it is excellent). For example, instruction 1 is the ADD instruction. When instruction 1 goes through the write-back cycle, data needs to be written back to memory rd. At this time, the rd output by Decode is the rd of instruction 4, which results in an error. Therefore, in the decoding cycle of instruction 1, it is necessary to put the rd of instruction 1 into the register and take it out when the write-back cycle is used. If you want to implement pipeline structure, you need to use registers and shift registers to complete such operations.

4. The solution to several hazard problems

Pipeline hazard is the issue that the pipeline mechanism creates when the subsequent instruction cannot be implemented correctly in the subsequent cycle. Pipeline hazards may be broadly classified into the following three types:

4.1. Structure hazard

The pipeline structure we designed will not currently be subject to the structural hazard that arises when the hardware cannot handle multiple instructions running concurrently owing to hardware conflict issues.

The receive and delay registers' primary job is to clock the input data up and the output data down. The receive register fetches the input data while the delay register stores the output data. To recover input data that has been shelved for several cycles, use shift's shift register.

When two instructions separated by three cycles are carried out at the same time, one instruction is in the fetch instruction stage, and the other instruction is in the memory access stage, both stages need to exchange the data of the register with the memory, and only one memory is prone to errors when the data is called. Storing instructions in RAM and data in ROM can effectively avoid this structural hazard. The code for the top-level file is shown in Figure 1.



Figure 1. Top-level file code (Photo/Picture credit: Original).

4.2. Control hazard

Control hazard occurs when conditional branch instructions are encountered. Since the jump condition is only known during execution, the pipeline must halt or wash instructions for the pipeline to function properly.

When the control hazard is encountered, such as using the method of assuming that the branch does not occur when the branch jump occurs, it is necessary to wash away the redundant instructions, and enable the rise edge reading jump in period 3 to achieve the following control: All the control signals generated by instruction 2 in period 2 are cleared to zero, to achieve the purpose of washing the pipeline. Change the address read by the PC to achieve the purpose of jumping.

4.3. Data hazard

Data hazards may arise due to the overlap of the destination register of the preceding instruction and the source register of the subsequent instruction, leading to potential data conflicts. The provided simulation employs the instructions illustrated in Figure 2 to exemplify three possible scenarios of such data conflicts.

Figure 2. Two instructions that can lead to data hazards (Photo/Picture credit: Original).

4.3.1. When two instructions are separated by one cycle

In the pipeline system, data hazard happens when the value of the previous instruction's target register is used and the execution result of an instruction has not yet been written back to the register [4]. When the second instruction is in the decoding phase, it needs to read the value of register X1, but at this time the first instruction is in the execution phase, according to the normal pipeline schedule, it needs to wait until the fifth cycle to write back the result of X1. Therefore, the value of X1 read out at this time is the old value, which is the wrong situation.

In this case, the method is to add a selection in the ex-module, and the selection signal is generated by the register comparison. When it is judged that the current operand storage address is the same as the destination operand register address of the last time, the output of ALU is directly used as the input of this operation ALU.

The specific solution code is as follows: by comparing the value of the second instruction rs1 with the value of the first instruction rd, the final determination of the ALU output value is what, if the two registers have the same address, the ALU output value of the first instruction is directly assigned to the input of the second instruction.

4.3.2. When the two instructions are separated by two cycles

At the end of the first instruction retrieval phase (the end of the fourth cycle), the result of the X1 to be written back is passed to the beginning of the execution phase of the third instruction (the beginning of the fifth cycle). The register of the delay rs1 used earlier here can be used again, and what needs to be

modified is to add shift_n as the shift registers for clock falling edge control, and shift function as the shift registers for clock rising edge control. In this case, add data_out_s_2 and rd_jud_2 to the ALU module to solve the problem.

4.3.3. When two instructions are separated by three cycles

Although the first instruction has entered the write-back phase, it has not yet fully written the result of register X1 back to the register, and may still be "on the way" to write back. This is where the data hazard happens.

4.3.4. ALU module

This paper introduces three additional enable signals. When the current instruction's source register matches the destination register from one, two, and three cycles ago, the corresponding enable signals are set to 1 for each respective case. When the enable signal is judged to be 1, the value of the destination register of the previous instructions is directly input into the ALU module of the current instruction.

5. Validation testing and analysis

5.1. Pipeline structure and structural hazard and control hazard testing and analysis

The instructions used in the simulation are shown in Figure 3, including the instructions of RV32I of types R, I, B, and J.

| 1 | addi | x1,x1,1 |
|----|-------|----------|
| 2 | addi | x2,x2,2 |
| 3 | addi | x3,x3,3 |
| 4 | addi | x4,x4,4 |
| 5 | addi | x5,x5,5 |
| 6 | addi | x6,x6,6 |
| 7 | add | x2,x2,x1 |
| 8 | sub | x4,x4,x3 |
| 9 | xor | x6,x5,x6 |
| 10 | slli | x1,x1,1 |
| 11 | srli | x2,x2,1 |
| 12 | jalr | x8,x7,10 |
| 13 | bne x | 4,x5,20 |

Figure 3. Part of the instruction used to test the pipeline structure (Photo/Picture credit: Original).

As shown in the figure below, this paper has selected some common instructions, including the nonconditional jump instruction and the conditional jump instruction (jarl, bne), where control hazards occur. In the selection of these instructions, a specific selection of registers circumvents the possibility of data hazard. Its simulation results are shown in the figure. The results of the simulation are shown in Figure 4.

| instr_mem.v × Untitle | mem.v x Untitled 1* x cpu.v x cpu_2.v x | | | | | | | | | | | | | 7 8 | | | | | | | | | | | | | 2 10 1 | | | | | |
|-----------------------|---|------------|----------|--------|----------|---------|--------|----------|--------|---------|----------|----------|-------------------|-----------|--------------|----------|-------|----------|--------|----------|--------|--------|----------|----------|---------|----------|---------|----------|----------|----------|---------|--------|
| ର 📕 ଭ ର 🔅 | (🗶 📲 | H | H | 12 | ±r. | +[| [e] - | •r -r | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | 271, 980 ns | | | | | | | | | | | | | | | | | |
| Name | Value | | 100.000 | 0 ns i | 120, 000 | 0 ns 1 | 40.000 | ns 160. | 000 ns | 180.000 |) ns 20 | 0.000 ns | 1220. 0 | 00 ns 24 | 40. 000 | ns (260 | . 000 | ns 28 | 0. 000 | ns 300. | 000 ns | 320. 0 | 00 ns | 340. 00 | 0 ns ∣3 | 60.000 : | ns (380 | 0.000 ns | 1400, 00 | 00 ns 4 | 20. 000 | ns 44 |
| 14 clk | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 14 rst | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| > I instr[31:0] | 00109093 | 0010 | 8093 | 0021 | 0113 | 00318 | 193 0 | 0420213 | 0052 | 8293 | 006303 | 13 001 | 10133 | 403202 | :33 | 0062c33 | з (| 001090 | 93 0 | 0115113 | ; 00a | 38467 | 0030 | 1a63 | 000000 | 010 8 | 093002 | 011 | 30031 | 81930 | 042 0 | 21 |
| > 👐 [1][31:0] | 0000001 | 00000000 | | | | | | | | | | | 00000001 00000002 | | | | | | | | | | | | | | | | | | | |
| > 😻 [2][31:0] | 0000002 | | 00000000 | | | | | | | 00000 | | | | | | | | 00000003 | | | | | | 00000001 | | | | | | | | |
| > 😻 [3][31:0] | 0000003 | 00000000 (| | | | | | | | | | | | | | | | | 000000 | 03 | | | | | | | | | | | | |
| > 😻 [4][31:0] | 00000004 | | 00000000 | | | | | | | | | | 000000004 | | | | | | | 00000001 | | | | | | | | | | | | |
| > 😻 [5][31:0] | 0000005 | | 00000000 | | | | | | | | | | | | | 00000005 | | | | | | | | | | | | | | | | |
| > 6 [6][31:0] | 0000006 | | 00000000 | | | | | | | | | | | | X 00000006 X | | | | | | | | 00000005 | | | | | | | | | |
| > 😻 [7][31:0] | 00000000 | | | | | | | | | | | | | | | 0000 | 000 |) | | | | | | | | | | | | | | |
| > 😻 [8][31:0] | 00000000 | | 9 | | | | | | | | | 000000 | 00 | | | | | | | | | | | | | | · . | 0000003 | 9 | | | |

Figure 4. Simulation result graph (Photo/Picture credit: Original).

Where instr is the instruction, the simulation uses eight registers x1 to x8. Data hazard was deliberately avoided during the simulation, and no problems occurred when the instructions were parallel, which can verify that the structural hazard and control hazard of the pipeline have been solved.

5.2. Data hazard solution testing and analysis

Instr means instruction, it can be deduced from figures that the two instructions are separated by one cycle, two cycles, and three cycles. When no additional registers are introduced, the value of X2 simply becomes 1 in the following three cases, which are caused by the three data hazards mentioned above. When additional registers are introduced, the simulation results show that the value of x3 successfully becomes 2, indicating the previous use of registers to solve the problem of data hazard. The results of solving the three types of data hazards are shown in Figure 5. The results of solving the first data hazard are shown in Figure (a), the results of solving the second data hazard are shown in Figure (b), and the results of solving the third data hazard are shown in Figure (c).



Figure 5. Three kinds of data hazards after the simulation diagram (Photo/Picture credit: Original).

6. Conclusion

In order to realize the pipeline structure of RISC-V, it must solve the problem of structural hazard, and only in certain cases will there be control hazard and data hazard, control hazard will appear when the jump instruction and data hazard will appear when the source register and destination register of adjacent instructions overlap. By introducing four types of registers, the above three kinds of hazard problems are solved successfully and the five-level pipeline structure of RISC-V is realized. However, there are still some problems in the design. For example, there are still many kinds of data hazards, which have not been solved. Moreover, the method of introducing registers occupies a lot of resources and has a large hardware area, which is a relatively low-efficiency pipeline. In the future design to solve the hazard, can also be combined with branch prediction, hardware blocking, and other methods to solve the hazard.

References

- I. Thanga Dharsni, K. S. Pande and M. K. Panda, "Optimized Hazard Free Pipelined Architecture Block for RV32I RISC-V Processor," 2022 3rd International Conference on Smart Electronics and Communication (ICOSEC), Trichy, India, 2022, pp. 739-746.
- [2] A. Choudhury, S. V. Siddamal and J. Mallidue, "An optimized RISC-V processor with five stage pipelining using Tournament Branch Predictor for efficient performance," 2022 International Conference on Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER), Shivamogga, India, 2022, pp. 57-60.
- [3] W. Zhang, Y. Zhang and K. Zhao, "Design and Verification of Three-stage Pipeline CPU Based on RISC-V Architecture," 2021 5th Asian Conference on Artificial Intelligence Technology(ACAIT), Haikou, China, 2021, pp. 697-703.
- [4] I. Thanga Dharsni, K. S. Pande and M. K. Panda, "Optimized Hazard Free Pipelined Architecture Block for RV32I RISC-V Processor," 2022 3rd International Conference on Smart Electronics and Communication (ICOSEC), Trichy, India, 2022, pp. 739-746.
- [5] Y. Eni, S. Greenberg and Y. Ben-Shimol, "Efficient Hint-Based Event (EHE) Issue Scheduling for Hardware Multithreaded RISC-V Pipeline," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 69, no. 2, pp. 735-745, Feb. 2022.
- [6] J. Gao and J. Zhang, "Research and Design of RISC-V Four-Stage Out-of-Order Execution Processor," 2022 IEEE 16th International Conference on Solid-State & Integrated Circuit Technology (ICSICT), Nangjing, China, 2022, pp. 1-3.
- [7] Y. Lu, Y. Liu, Y. Liao, Y. Liu and L. Xu, "Design of Adjacent Interconnect Processor Based on RISC-V," 2021 IEEE 4th International Conference on Electronics Technology (ICET), Chengdu, China, 2021, pp. 427-431.
- [8] S. Prabhakaran, M. N and V. Vedanarayanan, "Design and Analysis of a Multi Clocked Pipelined Processor Based on RISC-V," 2022 International Conference on Communication, Computing and Internet of Things (IC3IoT), Chennai, India, 2022, pp. 1-5.
- [9] Y. Zhang, Z. Guo, J. Li, F. Cai and J. Zhou, "AnnikaCore: RISC-V Architecture Processor Design and Implementation for IoT," 2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID), Xiamen, China, 2021, pp. 200-203.
- [10] M. Olivieri, A. Cheikh, G. Cerutti, A. Mastrandrea and F. Menichelli, "Investigation on the Optimal Pipeline Organization in RISC-V Multi-threaded Soft Processor Cores," 2017 New Generation of CAS (NGCAS), Genova, Italy, 2017, pp. 45-48.
- [11] J. Laurent, V. Beroulle, C. Deleuze and F. Pebay-Peyroula, "Fault Injection on Hidden Registers in a RISC-V Rocket Processor and Software Countermeasures," 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), Florence, Italy, 2019, pp. 252-255.
- [12] Y. Wang and N. Tan, "An Application-Specific Microprocessor for Energy Metering Based on RISC-V," 2019 International Conference on IC Design and Technology (ICICDT), Suzhou, China, 2019, pp. 1-4.

Appendices

See link for detailed code: ycwrdy/RISC-V-five-stage-pipeline: Design and hazard solving of five-stage pipeline RISC-V processor structure (github.com).