Download pdf
Hardware circuit implementation of transmitter and receiver based on UART protocol
- 1 Xidian University
* Author to whom correspondence should be addressed.
Abstract
In today's information age, the amount of data as an important information carrier is growing at an explosive rate. The importance of its transmission rate, stability, accuracy and other properties is gradually becoming more and more important. UART as a communication protocol is widely used in embedded and IoT systems. It is simpler and more direct than SP2 and I2C, which can greatly simplify the complexity of digital circuits and become one of the key directions to improve the performance of data transmission. In this paper, a digital circuit based on the transmitter and receiver side of the UART protocol has been constructed using the hardware description language of Verilog HDL to implement the function of receiving and transmitting data based on a clock signal of 50 MHz and a baud rate of 115200 bps as well as the use of an RS232 asynchronous serial interface. The simulation was carried out using Quartus II.
Keywords
UART, FPGA, digital circuit, baud rate, asynchronous serial communication
[1]. Govil A Karnwal A Sindhu G Singh A Shukla S 2022 Design and Implementation of UART Using FPGA Board. International Journal for Research in Applied Science Engineering Technology
[2]. Tang M 2013 UART module design based on FPGA and PC serial communication Huazhong Normal University
[3]. Chen R Wang H 2015 Design and implementation of spaceborne UART communication based on FPGA Science and Engineering vol 15 no 13 p 212-217
[4]. Liu B 2018 Design and implementation of UART module based on FPGA Radio Engineering, vol 48 no 05 p 433-438
[5]. Shi G Shi X Zuo X 2009 Design and implementation of UART based on FPGA China New Communications vol 11 no 07 p 62-65
[6]. Jia L Ji Y 2016 Design of serial communication controller based on FPGA Microcomputer and application vol 35 no 22 p 33-35 + 39
[7]. Wang Ch 2003 People 's Post and Telecommunications Publishing House. FPGA / CPLD design tool
[8]. Dakua B R Hossain M I Ahmed F 2015 Design and implementation of UART serial communication module based on FPGA. Design And Implementation of UART Serial Communication Module Based on FPGA.
[9]. Irfansyah S 2019 Design and Implementation of UART With FIFO Buffer Using VHDL On FPGA. ICTACT J. Microelectron vol 5 no 01 p7
[10]. Xie X 2012 UART design based on FPGA Electronic Design Engineering vol 20 no 16 p 51-53
Cite this article
Xing,Y. (2024). Hardware circuit implementation of transmitter and receiver based on UART protocol. Applied and Computational Engineering,72,204-210.
Data availability
The datasets used and/or analyzed during the current study will be available from the authors upon reasonable request.
Disclaimer/Publisher's Note
The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of EWA Publishing and/or the editor(s). EWA Publishing and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.
About volume
Volume title: Proceedings of the 2nd International Conference on Functional Materials and Civil Engineering
© 2024 by the author(s). Licensee EWA Publishing, Oxford, UK. This article is an open access article distributed under the terms and
conditions of the Creative Commons Attribution (CC BY) license. Authors who
publish this series agree to the following terms:
1. Authors retain copyright and grant the series right of first publication with the work simultaneously licensed under a Creative Commons
Attribution License that allows others to share the work with an acknowledgment of the work's authorship and initial publication in this
series.
2. Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the series's published
version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgment of its initial
publication in this series.
3. Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and
during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work (See
Open access policy for details).