Design and implementation of 4-bit absolute value detector based on verilog HDL

Research Article
Open access

Design and implementation of 4-bit absolute value detector based on verilog HDL

Zhen Li 1*
  • 1 China University of Geosciences    
  • *corresponding author Zhen_Li_@cug.edu.cn
Published on 23 October 2023 | https://doi.org/10.54254/2755-2721/19/20231031
ACE Vol.19
ISSN (Print): 2755-273X
ISSN (Online): 2755-2721
ISBN (Print): 978-1-83558-029-5
ISBN (Online): 978-1-83558-030-1

Abstract

Absolute value detectors are widely utilized in many disciplines, such as image processing, speech recognition, and control systems, due to the advancement of digital signal processing and computer vision technologies. This paper presents a 4-bit absolute value detector based on the Verilog HDL programming language. Absolute value detectors are extensively used in signal processing, computer vision, and other fields to determine if the absolute value of the input signal meets specific conditions. This paper describes in detail the design process, including module analysis, the drawing of state transfer diagrams, the writing of Verilog HDL code, and simulation verification with a focus on practical applications. The results demonstrate that the absolute value detector is accurate and reliable in determining whether the absolute value of the input signal is greater than or equal to the threshold value.

Keywords:

verilog HDL, absolute value detector, module analysis, state transfer diagram, simulation verification

Li,Z. (2023). Design and implementation of 4-bit absolute value detector based on verilog HDL. Applied and Computational Engineering,19,190-196.
Export citation

References

[1]. P. R. Wilson, B. P. Cochran, and T. A. DeWeese, VHDL for Engineers, Cornell University, 2012, 1509

[2]. B. S. Li and D. D. Gajski, A Guide to Digital Design and Synthesis, Verilog HDL, 2019, 95

[3]. M. Ciletti, "Advanced Digital Design with the Verilog HDL," Prentice-Hall, Upper Saddle River, NJ, 2005, 333-345

[4]. J. Bhasker, A VHDL Primer, Computer Science, 2017, 34-38

[5]. M. D. Ciletti, "Advanced Digital Design with the Verilog HDL," Prentice-Hall, Upper Saddle River, NJ, 2003, 105-111

[6]. S. Palnitkar, Verilog HDL: A Guide to Digital Design and Synthesis, SunSoft Press, Palo Alto, CA, 2003, 331-335

[7]. K. Keutzer, A. R. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli, "System-Level Design: Orthogonalization of Concerns and Platform-Based Design," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015, vol. 19, no. 12, 1523-1543

[8]. S. D. Brown and Z. Vranesic, Fundamentals of Digital Logic with VHDL Design, Mc Graw Hill, 2023, 50-55

[9]. C. Maxfield, The Design Warrior's Guide to FPGAs, Elsevier, San Francisco, CA, 2014, 220-230

[10]. T. R. Rousseau and M. M. Mano, Digital Design: With an Introduction to the Verilog HDL, Prentice-Hall, Upper Saddle River, NJ, 2003, 40-45


Cite this article

Li,Z. (2023). Design and implementation of 4-bit absolute value detector based on verilog HDL. Applied and Computational Engineering,19,190-196.

Data availability

The datasets used and/or analyzed during the current study will be available from the authors upon reasonable request.

Disclaimer/Publisher's Note

The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of EWA Publishing and/or the editor(s). EWA Publishing and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.

About volume

Volume title: Proceedings of the 5th International Conference on Computing and Data Science

ISBN:978-1-83558-029-5(Print) / 978-1-83558-030-1(Online)
Editor:Roman Bauer, Marwan Omar, Alan Wang
Conference website: https://2023.confcds.org/
Conference date: 14 July 2023
Series: Applied and Computational Engineering
Volume number: Vol.19
ISSN:2755-2721(Print) / 2755-273X(Online)

© 2024 by the author(s). Licensee EWA Publishing, Oxford, UK. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license. Authors who publish this series agree to the following terms:
1. Authors retain copyright and grant the series right of first publication with the work simultaneously licensed under a Creative Commons Attribution License that allows others to share the work with an acknowledgment of the work's authorship and initial publication in this series.
2. Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the series's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgment of its initial publication in this series.
3. Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work (See Open access policy for details).

References

[1]. P. R. Wilson, B. P. Cochran, and T. A. DeWeese, VHDL for Engineers, Cornell University, 2012, 1509

[2]. B. S. Li and D. D. Gajski, A Guide to Digital Design and Synthesis, Verilog HDL, 2019, 95

[3]. M. Ciletti, "Advanced Digital Design with the Verilog HDL," Prentice-Hall, Upper Saddle River, NJ, 2005, 333-345

[4]. J. Bhasker, A VHDL Primer, Computer Science, 2017, 34-38

[5]. M. D. Ciletti, "Advanced Digital Design with the Verilog HDL," Prentice-Hall, Upper Saddle River, NJ, 2003, 105-111

[6]. S. Palnitkar, Verilog HDL: A Guide to Digital Design and Synthesis, SunSoft Press, Palo Alto, CA, 2003, 331-335

[7]. K. Keutzer, A. R. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli, "System-Level Design: Orthogonalization of Concerns and Platform-Based Design," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015, vol. 19, no. 12, 1523-1543

[8]. S. D. Brown and Z. Vranesic, Fundamentals of Digital Logic with VHDL Design, Mc Graw Hill, 2023, 50-55

[9]. C. Maxfield, The Design Warrior's Guide to FPGAs, Elsevier, San Francisco, CA, 2014, 220-230

[10]. T. R. Rousseau and M. M. Mano, Digital Design: With an Introduction to the Verilog HDL, Prentice-Hall, Upper Saddle River, NJ, 2003, 40-45