
Design and Implementation of MOD60 Counter Based on Multisim
- 1 Electrical and Electronics Engineering, Xiamen University Malaysia, Sepang, Selangor, 43900, Malaysia
* Author to whom correspondence should be addressed.
Abstract
This paper primarily discusses the design schemes of asynchronous and synchronous counters, finding the characteristics of each circuit, and comparing the differences between them. In an asynchronous counter, asynchronous counters are driven by the output of the preceding flip-flops, with signals propagating stage by stage, causing cumulative delays. Although it is simpler in structure, the delay problem becomes significant as the number of bits increases, limiting its use in high-speed applications. Rather than asynchronous counters, all flip-flops of synchronous counters are driven by the same clock signal simultaneously, ensuring data changes synchronously. This results in higher stability and lower latency, making it suitable for scenarios requiring precise timing control. This paper systematically analyzes the working principles, characteristics, advantages, and disadvantages of two types of counters. Using Multisim and Logisim to present the design of an asynchronous MOD-60 counter and a synchronous MOD-60 counter, providing details of their design principles and each unit of circuits. The results indicate that while asynchronous counters are suitable for low-speed, simple applications, synchronous counters are a more reasonable choice for high-speed, precise counting scenarios
Keywords
asynchronous counter, synchronous counter, Multisim
[1]. Pietrosemoli L, Rodríguez-Monroy C. The Venezuelan energy crisis: Renewable energies in the transition towards sustainability[J]. Renewable and Sustainable Energy Reviews, 2019, 105: 415-426.
[2]. Long Z. N-system counter design based on 74LS16X[C]//Ninth International Symposium on Sensors, Mechatronics, and Automation System (ISSMAS 2023). SPIE, 2024, 12981: 73-77.
[3]. Hyun Y, Park I C. Constant-time synchronous binary counter with minimal clock period[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2021, 68(7): 2645-2649.
[4]. Katreepalli R, Haniotakis T. Power efficient synchronous counter design[J]. Computers & Electrical Engineering, 2019, 75: 288-300.
[5]. Stan M R. Synchronous up/down counter with clock period independent of counter size[C]//Proceedings 13th IEEE Sympsoium on Computer Arithmetic. IEEE, 1997: 274-281.
[6]. Agarwal A, Lang J. Foundations of analog and digital electronic circuits[M]. Elsevier, 2005.
[7]. Segers J P L. The design and analysis of asynchronous up-down counters[M]. University of Waterloo, Computer Science Department, 1993.
[8]. Sparsø J. Introduction to Asynchronous Circuit Design[M]. DTU Compute, Technical University of Denmark, 2020.
[9]. Hyun Y, Park I C. Constant-time synchronous binary counter with minimal clock period[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2021, 68(7): 2645-2649.
[10]. Morris N M. Asynchronous Counters[M]//Digital Electronic Circuits and Systems. Palgrave, London, 1974: 105-109.
[11]. LI Zhengdong; LI Xiuling; TU Ke. Application of Multisim Simulation Software in Teaching of Analog Electronic Technology[J]. China Educational Technology & Equipment,2020(12):41-42+45.
[12]. Brent R. On the addition of binary numbers[J]. IEEE Transactions on Computers, 1970, 100(8): 758-759.
Cite this article
Chen,H. (2025). Design and Implementation of MOD60 Counter Based on Multisim. Applied and Computational Engineering,124,75-82.
Data availability
The datasets used and/or analyzed during the current study will be available from the authors upon reasonable request.
Disclaimer/Publisher's Note
The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of EWA Publishing and/or the editor(s). EWA Publishing and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.
About volume
Volume title: Proceedings of the 5th International Conference on Materials Chemistry and Environmental Engineering
© 2024 by the author(s). Licensee EWA Publishing, Oxford, UK. This article is an open access article distributed under the terms and
conditions of the Creative Commons Attribution (CC BY) license. Authors who
publish this series agree to the following terms:
1. Authors retain copyright and grant the series right of first publication with the work simultaneously licensed under a Creative Commons
Attribution License that allows others to share the work with an acknowledgment of the work's authorship and initial publication in this
series.
2. Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the series's published
version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgment of its initial
publication in this series.
3. Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and
during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work (See
Open access policy for details).