Design of CMOS circuits through transistor sizing techniques

Xinyu He

doi:10.54254/2755-2721/12/20230279

Research Article

Open access

Published on 25 September 2023

Download pdf

He,X. (2023). Design of CMOS circuits through transistor sizing techniques. Applied and Computational Engineering,12,1-12.

Export citation

Design of CMOS circuits through transistor sizing techniques

Xinyu He *^,1,

¹ Changsha University of Science and Technology

* Author to whom correspondence should be addressed.

https://doi.org/10.54254/2755-2721/12/20230279

Abstract

With the increasingly diverse functional requirements of contemporary electronic products, the complexity of CMOS circuits often used in chips becomes higher and the number of transistors used increases. To solve the resulting performance problems of CMOS circuits, researchers have searched for many transistor sizing technologies. This paper summarizes three methods of CMOS circuit optimization. The paper introduces these three methods in terms of principle, effect, and application scenarios, and compares them respectively. Through analysis and simulation, it can be found that the use of these methods in circuit design can effectively achieve the purpose of improving speed, reducing power consumption, and improving the overall performance of the circuit. This lays a solid foundation for finally being able to present a good product with excellent performance and enhance the market competitiveness of the product. CMOS circuits are widely used, and circuit optimization is of great importance to the overall circuit design, and better optimization methods can even promote the development of the entire electronics and chip manufacturing fields.

Keywords

CMOS technology, transistors sizing, optimization, integrated circuits.

View pdf

References

[1]. Kumar P, Bhandari N S, Bhargav L, Rathi R and Yadav S C 2017 Design of low power and area efficient half adder using pass transistor and comparison of various performance parameters. 2017 International Conference on Computing, Communication and Automation (ICCCA).

[2]. Gupta P, Gourishetty S, Mandadapu H and Abbas Z 2019 PVT variations aware robust transistor sizing for power-delay optimal CMOS digital circuit design. 2019 IEEE International Symposium on Circuits and Systems (ISCAS).

[3]. Wong H 2021. On the CMOS device downsizing, more Moore, more than Moore, and more-than-moore for more Moore. 2021 IEEE 32nd International Conference on Microelectronics (MIEL).

[4]. Hasan M, Saha U K, Sorwar A, Dipto M A, Hossain M S and Zaman H U 2019 A novel hybrid full adder based on gate diffusion input technique, transmission gate and static CMOS logic. 2019 10th International Conference on Computing, Communication and Networking Technologies (ICCCNT).

[5]. Mistry T and Yadav S 2022 Analysis of leakage power reduction using lector and ONOFIC technique in clock gated flip-flop. 2022 2nd Asian Conference on Innovation in Technology (ASIANCON).

[6]. Iyengar S and Shrinivasan L 2018 Power, performance and area optimization of I/O Design. 2018 International Conference on Inventive Research in Computing Applications (ICIRCA).

[7]. Barla P, Shet D, Joshi V K and Bhat S 2020 Design and analysis of Lim hybrid MTJ/CMOS logic gates. 2020 5th International Conference on Devices, Circuits and Systems (ICDCS).

[8]. Majeed M M and Rao P S 2017 Optimization of CMOS analog circuits using sine cosine algorithm. 2017 8th International Conference on Computing, Communication and Networking Technologies (ICCCNT).

[9]. Huang H, Zeng Y, Liao J, Chen R and Tan H 2018 Performance optimization for the CMOS voltage reference circuit based on NSGA-II. 2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS).

[10]. A H and Sethi S 2019 Sizing techniques for delay optimisation of 4-bit dynamic CMOS manchester carry chain. 2019 International Conference on Vision Towards Emerging Trends in Communication and Networking (ViTECoN).

[11]. Lin L, Quang K T and Alioto M 2017 Transistor sizing strategy for simultaneous energy-delay optimization in CMOS buffers. 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[12]. Sasikumar A, Subramaniyaswamy V, Jannali R, Srinivasa Rao V and Ravi L 2022 Design and area optimization of CMOS operational amplifier circuit using hybrid flower pollination algorithm for IOT end-node devices. Microprocessors and Microsystems, 93, 104610.

[13]. Duan M 2018 Short-time prediction of traffic flow based on PSO optimized SVM. 2018 International Conference on Intelligent Transportation, Big Data & Smart City (ICITBS).

[14]. SKefi S, Rokbani N, Kromer P and Alimi A M 2016 Ant supervised by PSO and 2-Opt algorithm, as-PSO-2OPT, applied to traveling salesman problem. 2016 IEEE International Conference on Systems, Man, and Cybernetics (SMC).

[15]. Koyada B, Meghana N, Jaleel M O and Jeripotula P R 2017 A comparative study on Adders. 2017 International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET).

Cite this article

He,X. (2023). Design of CMOS circuits through transistor sizing techniques. Applied and Computational Engineering,12,1-12.

Data availability

The datasets used and/or analyzed during the current study will be available from the authors upon reasonable request.

Disclaimer/Publisher's Note

The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of EWA Publishing and/or the editor(s). EWA Publishing and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.

About volume

Volume title: Proceedings of the 2023 International Conference on Mechatronics and Smart Systems

Conference website: https://2023.confmss.org/

ISBN：978-1-83558-013-4(Print) / 978-1-83558-014-1(Online)

Conference date: 24 June 2023

Editor：Seyed Ghaffar, Alan Wang

Series: Applied and Computational Engineering

Volume number: Vol.12

ISSN：2755-2721(Print) / 2755-273X(Online)

© 2024 by the author(s). Licensee EWA Publishing, Oxford, UK. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license. Authors who publish this series agree to the following terms:
1. Authors retain copyright and grant the series right of first publication with the work simultaneously licensed under a Creative Commons Attribution License that allows others to share the work with an acknowledgment of the work's authorship and initial publication in this series.
2. Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the series's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgment of its initial publication in this series.
3. Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work (See Open access policy for details).