Download pdf
Review of innovations in low-power flip-flops based on the development of innovative logic gates
- 1 Nanjing University
* Author to whom correspondence should be addressed.
Abstract
Integrated circuits have advanced quickly alongside the semiconductor industry's tremendous growth. The primary design considerations for each circuit in a VLSI data path are minimization of area and power consumption. As a very important logic unit in the integrated circuit, reducing the flip-flop's power consumption is of great significance for improving the performance of the whole circuit. There are many ways to reduce the power consumption of the flip-flop. This paper reviews several new low-power flip-flop designs using methods to improve the logic structure of flip-flops and their logic gates, including a reversible flip-flop design with reversible gates, a flip-flop design with memristors, and a sense amplifier-based flip-flop. The analysis shows that all three options for improving the logic gate can reduce the power consumption of the flip-flops and also have a positive effect on reducing the size of the device.
Keywords
flip-flop, reversible logic, low power design, memristor
[1]. R. Landauer, "Irreversibility and Heat Generation in the Computing Process," in IBM Journal of Research and Development, vol. 5, no. 3, pp. 183-191, July 1961, doi: 10.1147/rd.53.0183.
[2]. C. H. Bennett, "Logical Reversibility of Computation," in IBM Journal of Research and Development, vol. 17, no. 6, pp. 525-532, Nov. 1973, doi: 10.1147/rd.176.0525.
[3]. ZHANG Ying; WANG Lun-yao; XIA Yin-shui. Design of reversible double-edge flip-flops[J].Journal of Ningbo University(Natural Science & Engineering Edition), 2018, 31(5): 45-50. DOI:10.3969/j.issn.1001-5132.2018.05.009.P.L. Singh, A. Majumder, B. Chowdhury, A.J. Mondal, T.S. Shekhawat,
[4]. Singh P L, Majumder A, Chowdhury B, et al. Reducing delay and quantum cost in the novel design of reversible memory elements[J]. Procedia Computer Science, 2015, 57:189-198.
[5]. PANG Jian; LIU Jia.Review of the Moore’s Law Development[J]. Science and Technology Management Research, 2015, 35(15): 46-50.
[6]. L. Chua, "Memristor-The missing circuit element," in IEEE Transactions on Circuit Theory, vol. 18, no. 5, pp. 507-519, September 1971, doi:10.1109/TCT.1971.1083337.
[7]. Strukov, D., Snider, G., Stewart, D. et al. The missing memristor found. Nature 453, 80–83 (2008).
[8]. Borghetti J, Snider GS, Kuekes PJ, Yang JJ, Stewart DR, Williams RS. 'Memristive' switches enable 'stateful' logic operations via material implication. Nature. 2010 Apr 8;464(7290):873-6. doi: 10.1038/nature08940. PMID: 20376145.
[9]. Guckert L, Swartzlander E E. MAD gates—Memristor logic design using driver circuitry [J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2016, 64(2): 171-175.
[10]. Thangkhiew P L, Gharpinde R, Datta K. Efficient mapping of Boolean functions to memristor crossbar using MAGIC NOR gates[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, 65(8): 2466-2476.
[11]. Hu S Y, Li Y, Cheng L, et al. Reconfigurable Boolean logic in memristive crossbar: the principle and implementation[J]. IEEE Electron Device Letters, 2018, 40(2): 200-203.
[12]. Wang Ziling. Memristor-based Circuit Design for Logic Gates and Flip-Flops[D]. Southwest University, 2022. DOI:10.27684/d.cnki.gxndx.2022.000800.
[13]. S. Kvatinsky, N. Wald, G. Satat, A. Kolodny, U. C. Weiser and E. G. Friedman, "MRL — Memristor Ratioed Logic," 2012 13th International Workshop on Cellular Nanosc-ale Networks and their Applications, Turin, Italy, 2012, pp. 1-6, doi: 10.1109/CNNA.2012.6331426.
[14]. HUANG Zhengfeng; SU Zian; CAO Di; QI Haochen; NI Tianming; XU Qi. A high—performance, low—power flip—flop design based on sense amplifier[J]. Journal of Hefei University of Technology (Natural Science), 2020, 43(12): 1633-1638.
[15]. M. Matsui et al., "A 200 MHz 13 mm/sup 2/ 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme," in IEEE Journal of Solid-State Circuits, vol. 29, no. 12, pp. 1482-1490, Dec. 1994, doi: 10.1109/4.340421.
[16]. GONG Qi Fan. A Low Power Design of Sense Amplifier Flip Flop[D]. Anhui: Anhui University, 2022.
[17]. Montanaro, J.; Witek, R.T..A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor[J]. Solid-State Circuits, IEEE Journal of, 1996, Vol.31(11): 1703-1714.
Cite this article
Luo,Y. (2023). Review of innovations in low-power flip-flops based on the development of innovative logic gates. Applied and Computational Engineering,23,52-58.
Data availability
The datasets used and/or analyzed during the current study will be available from the authors upon reasonable request.
Disclaimer/Publisher's Note
The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of EWA Publishing and/or the editor(s). EWA Publishing and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.
About volume
Volume title: Proceedings of the 2023 International Conference on Functional Materials and Civil Engineering
© 2024 by the author(s). Licensee EWA Publishing, Oxford, UK. This article is an open access article distributed under the terms and
conditions of the Creative Commons Attribution (CC BY) license. Authors who
publish this series agree to the following terms:
1. Authors retain copyright and grant the series right of first publication with the work simultaneously licensed under a Creative Commons
Attribution License that allows others to share the work with an acknowledgment of the work's authorship and initial publication in this
series.
2. Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the series's published
version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgment of its initial
publication in this series.
3. Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and
during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work (See
Open access policy for details).