Review on the FPGA design optimization for ASIC

Xiaohaoyang Lei

doi:10.54254/2755-2721/4/2023317

Research Article

Open access

Published on 30 May 2023

Download pdf

Lei,X. (2023). Review on the FPGA design optimization for ASIC. Applied and Computational Engineering,4,524-531.

Export citation

Review on the FPGA design optimization for ASIC

Xiaohaoyang Lei *^,1,

¹ School of Intelligent Engineering, Xi’an Jiaotong-liverpool University, SuZhou, JiangSu, 215123, China

* Author to whom correspondence should be addressed.

https://doi.org/10.54254/2755-2721/4/2023317

Abstract

FPGA is a product of further development on programmable devices such as PAL and GAL. It is not only a chip, but a design pattern. With the rapid growth in FPGA performance and density, its complete top-down model can be applied to the development of similar ASICs while improving the technology itself. This paper shows that a summary analysis of previous articles can conclude that the application of FPGA design to ASICs can lead to optimization of many aspects. Architecture-level embedding and mapping transformation are the current mainstream application methods, both of which can bring strong economic and time benefits. Meanwhile, there are various issues that need special consideration in the application process which is related to the question of whether or not to map and convert. Finally, according to the analysis, we still need to solve two important issues which are the lack of automatic mapping tools and the lack of a unified function library in the future.

Keywords

FPGA, ASIC, VHDL, hardware description language, architecture hierarchy embedding

View pdf

References

[1]. Balboni, A., Valenti, L. (1996). ASIC design and FPGA design: A unified design methodology applied to different technologies. In: Hartenstein, R.W., Glesner, M. (eds) Field-Programmable Logic Smart Applications, New Paradigms and Compilers. FPL 1996. Lecture Notes in Computer Science, vol 1142. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-61730-2_38

[2]. R. Madurawe (2010), "3D FPGA & 3D ASIC worlds first unified 3D IC design platform," 2010 IEEE Hot Chips 22 Symposium (HCS), 2010, pp. 1-16, doi: 10.1109/HOTCHIPS.2010.7480079.

[3]. O. Melnikova, I. Hahanova and K. Mostovaya, "Using multi-FPGA systems for ASIC prototyping," 2009 10th International Conference - The Experience of Designing and Application of CAD Systems in Microelectronics, 2009, pp. 237-239.

[4]. T. Sato, S. Chivapreecha, P. Moungnoul and K. Higuchi (2016), "An FPGA Architecture for ASIC-FPGA Co-design to Streamline Processing of IDSs," 2016 International Conference on Collaboration Technologies and Systems (CTS), 2016, pp. 412-417, doi: 10.1109/CTS.2016.0079.

[5]. T. Sato, S. Chivapreecha, P. Moungnoul and K. Higuchi, "RCA on FPGAs Designed by the RTL Design Methodology and Wave-Pipelined Operation", Proc. of ECTI-CON 21016, pp. 1251.1-1251.6, 2016.

[6]. Buist, R. H. (1999). FPGA/ASIC design software. Ecn, 43(3), 115. Retrieved from https://www.proquest.com/trade-journals/fpga-asic-design-software/docview/222217476/se-2?accountid=153081

[7]. Ahi Alex Ye, Nagaraj Shenoy and Prithviraj Banerjee, "A C Compiler for a Processor with a Reconfigurable Functional Unit", Proceedings of the 37th ACM/IEEE conference on Design automation conference, 2000. Retrieved from https://doi.org/10.1145/329166.329187

[8]. Meenakshi Kaul, Ranga Vemuri, Sriram Govindarajan and Iyad Ouaiss, "An Automated Temporal Partitioning and Loop Fission approach for FPGA based reconfigurable synthesis of DSP applications", Proceedings of the 36th ACM/IEEE conference on Design automation conference, pp. 616-622, 1999. Retrieved from https://doi.org/10.1145/337292.337581

[9]. Brad L. Hutchings and Brent E. Nelson, "Using General-Purpose Programming Languages for FPGA Design", Proceedings of the 37th ACM/IEEE conference on Design automation conference, pp. 561-566, 2000. Retrieved from https://doi.org/10.1145/309847.310010

[10]. Masakazu Yarnashina and Masato Motomura, "Reeonfigurable Computing: Its Concept and a Practical Embodiment using Newly Developed Dynamically Reconfigurable Logic (DRL) LSI", Proceedings on the 2000 conference on Asia and South Pacific design automation, pp. 329-332, 2000. Retrieved from https://doi.org/10.1145/368434.368659

[11]. Norben Imlig, Ryusuke Konishi, Tsunemichi Shiozawa, Kiyoshi Oguri, Kouichi Nagami, Hideyuki Ito, et al., "Communicating Logic: An Alternative Embedded Stream Processing Paradig", Proceedings of the ASP-DAC 2000, pp. 317-322, 2000. Retrieved from https://doi.org/10.1145/368434.368666

[12]. M. Santarini, "ASIC prototyping: make versus buy", EDN, Dec. 2005. Retrieved from https://www.researchgate.net/publication/292859931_ASIC_prototyping_Make_versus_buy

Cite this article

Lei,X. (2023). Review on the FPGA design optimization for ASIC. Applied and Computational Engineering,4,524-531.

Data availability

The datasets used and/or analyzed during the current study will be available from the authors upon reasonable request.

Disclaimer/Publisher's Note

The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of EWA Publishing and/or the editor(s). EWA Publishing and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.

About volume

Volume title: Proceedings of the 3rd International Conference on Signal Processing and Machine Learning

Conference website: http://www.confspml.org

ISBN：978-1-915371-55-3(Print) / 978-1-915371-56-0(Online)

Conference date: 25 February 2023

Editor：Omer Burak Istanbullu

Series: Applied and Computational Engineering

Volume number: Vol.4

ISSN：2755-2721(Print) / 2755-273X(Online)

© 2024 by the author(s). Licensee EWA Publishing, Oxford, UK. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license. Authors who publish this series agree to the following terms:
1. Authors retain copyright and grant the series right of first publication with the work simultaneously licensed under a Creative Commons Attribution License that allows others to share the work with an acknowledgment of the work's authorship and initial publication in this series.
2. Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the series's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgment of its initial publication in this series.
3. Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work (See Open access policy for details).