Download pdf
Design and hazard solving of five-stage pipeline RISC-V processor structure
- 1 University of Electronic Science and Technology of China
* Author to whom correspondence should be addressed.
Abstract
Benefiting from its late arrival, the RISC-V architecture capitalizes on the maturity of computer architecture technology achieved through years of development. This allows the RISC-V design to sidestep issues that have been exhaustively examined during the evolution of computer architecture over time. Adhering to a specific sequence for executing instructions with a CPU results in extended processing durations. However, in a pipelined architecture, the execution of one instruction doesn't disrupt the synchronized progression of other instructions. The introduction of a pipeline structure can improve processor speed, performance, throughput, and so on. In this paper, the pipeline structure is divided into five stages: fetch, decode, execute, memory and write back. It uses registers to solve the possible hazards of pipelining. The central processing unit employs the RISC-V RV32I foundational integer instruction set architecture. This paper used Verilog language to design, and Vivado simulation environment to simulate the design. The pipeline structure is simulated successfully, including R, I, B, and J type instructions, and the structure hazard, control hazard, data hazard, and other three hazards are also successfully solved.
Keywords
RISC-V, RV32I, five-stage pipeline, FPGA, hazard
[1]. I. Thanga Dharsni, K. S. Pande and M. K. Panda, "Optimized Hazard Free Pipelined Architecture Block for RV32I RISC-V Processor," 2022 3rd International Conference on Smart Electronics and Communication (ICOSEC), Trichy, India, 2022, pp. 739-746.
[2]. A. Choudhury, S. V. Siddamal and J. Mallidue, "An optimized RISC-V processor with five stage pipelining using Tournament Branch Predictor for efficient performance," 2022 International Conference on Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER),Shivamogga,India,2022,pp.57-60.
[3]. W. Zhang, Y. Zhang and K. Zhao, "Design and Verification of Three-stage Pipeline CPU Based on RISC-V Architecture," 2021 5th Asian Conference on Artificial Intelligence Technology(ACAIT),Haikou,China,2021,pp. 697-703.
[4]. I. Thanga Dharsni, K. S. Pande and M. K. Panda, "Optimized Hazard Free Pipelined Architecture Block for RV32I RISC-V Processor," 2022 3rd International Conference on Smart Electronics and Communication (ICOSEC), Trichy, India, 2022, pp. 739-746.
[5]. Y. Eni, S. Greenberg and Y. Ben-Shimol, "Efficient Hint-Based Event (EHE) Issue Scheduling for Hardware Multithreaded RISC-V Pipeline," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 69, no. 2, pp. 735-745, Feb. 2022.
[6]. J. Gao and J. Zhang, "Research and Design of RISC-V Four-Stage Out-of-Order Execution Processor," 2022 IEEE 16th International Conference on Solid-State & Integrated Circuit Technology (ICSICT), Nangjing, China, 2022, pp. 1-3.
[7]. Y. Lu, Y. Liu, Y. Liao, Y. Liu and L. Xu, "Design of Adjacent Interconnect Processor Based on RISC-V," 2021 IEEE 4th International Conference on Electronics Technology (ICET), Chengdu, China, 2021, pp. 427-431.
[8]. S. Prabhakaran, M. N and V. Vedanarayanan, "Design and Analysis of a Multi Clocked Pipelined Processor Based on RISC-V," 2022 International Conference on Communication, Computing and Internet of Things (IC3IoT), Chennai, India, 2022, pp. 1-5.
[9]. Y. Zhang, Z. Guo, J. Li, F. Cai and J. Zhou, "AnnikaCore: RISC-V Architecture Processor Design and Implementation for IoT," 2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID), Xiamen, China, 2021, pp. 200-203.
[10]. M. Olivieri, A. Cheikh, G. Cerutti, A. Mastrandrea and F. Menichelli, "Investigation on the Optimal Pipeline Organization in RISC-V Multi-threaded Soft Processor Cores," 2017 New Generation of CAS (NGCAS), Genova, Italy, 2017, pp. 45-48.
[11]. J. Laurent, V. Beroulle, C. Deleuze and F. Pebay-Peyroula, "Fault Injection on Hidden Registers in a RISC-V Rocket Processor and Software Countermeasures," 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), Florence, Italy, 2019, pp. 252-255.
[12]. Y. Wang and N. Tan, "An Application-Specific Microprocessor for Energy Metering Based on RISC-V," 2019 International Conference on IC Design and Technology (ICICDT), Suzhou, China, 2019, pp. 1-4.
Cite this article
Qin,Z. (2024). Design and hazard solving of five-stage pipeline RISC-V processor structure. Applied and Computational Engineering,36,198-203.
Data availability
The datasets used and/or analyzed during the current study will be available from the authors upon reasonable request.
Disclaimer/Publisher's Note
The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of EWA Publishing and/or the editor(s). EWA Publishing and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.
About volume
Volume title: Proceedings of the 2023 International Conference on Machine Learning and Automation
© 2024 by the author(s). Licensee EWA Publishing, Oxford, UK. This article is an open access article distributed under the terms and
conditions of the Creative Commons Attribution (CC BY) license. Authors who
publish this series agree to the following terms:
1. Authors retain copyright and grant the series right of first publication with the work simultaneously licensed under a Creative Commons
Attribution License that allows others to share the work with an acknowledgment of the work's authorship and initial publication in this
series.
2. Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the series's published
version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgment of its initial
publication in this series.
3. Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and
during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work (See
Open access policy for details).