Download pdf
Design and implementation of an 8-bit ALU based on verilog HDL
- 1 Xi 'an Jiaotong-Liverpool University
* Author to whom correspondence should be addressed.
Abstract
Many modern processors incorporate an Arithmetic Logic Unit (ALU) as an integral component. The ALU plays a pivotal role in arithmetic and logical operations, making it a fundamental block in processor architecture. Utilizing software tools like Quartus II and ModelSim, one can seamlessly design, implement, and simulate an 8-bit ALU. This research focuses on creating an ALU that can perform a broad range of operations, including Addition, Subtraction, Multiplication, Division, Shifting, Rotation, AND, OR, XOR, NOR, NAND, XNOR, and Comparison. With these 16 operations in mind, the ALU’s circuitry was meticulously crafted using Quartus II. To validate its functionality and performance, joint simulations were conducted with both Quartus II and ModelSim. As a result, comprehensive simulation waveforms were derived, offering insights into the ALU’s behavior and response for each instruction. These waveforms serve as a testament to the ALU’s robust design and provide a foundation for further analysis and optimization.
Keywords
Alu, Verilog, Quartus II, ModelSim, Simulation
[1]. G. Surekha, G. Madesh, M. P. Kumar and H. Sriramoju, “Design and Implementation of Arithmetic and Logic Unit (ALU),” 2023 2nd International Conference on Applied Artificial Intelligence and Computing (ICAAIC), Salem, India, 2023, pp. 1530-1536, doi: 10.1109/ ICAAIC56838.2023.10140574.
[2]. Sakshi Samaiya and Anupreksha jain, “A review article of FPGA ALU unit design based on GA”, International journal of scientific reasearch and engineering trends, Volume 4, Issue 4, July-Aug 2018, ISS (online).
[3]. Nilam Gadda, Dr U. Eranna,”64-bit ALU design using vedic mathematics”,2020 ic-ETITE.
[4]. Suma T. Hedge, Dr. siva Yellampalli and Nandeesh R, “Design and implemtation of ALU using redundant binary signed digit”<, International Conference on VLSI, communication and Instrumenation (ICVCI) 2011, Proceedings published by International Journal of Computer Applications (IJCA), pp: 30-35.
[5]. Riki, S., Serajeh Hassani, F. Designing a one-bit coplanar QCA ALU using a novel robust area-efficient three-input majority gate design. J Supercomput 79, 17897-17918(2023). https://doi-org-s.elink.xjtlu.edu.cn:443/10.1007/s11227-023-05280-6.
[6]. Zhu, X., Zhao, Z., Wei, X., & others. (2021). Action recognition method based on wavelet transform and neural network in wireless network. In 2021 5th International Conference on Digital Signal Processing (pp. 60-65).
[7]. Patidar, M., Singh, U., Shukla, S.K. et al. An ultra-area-efficient ALU design in QCA technology using synchronized clock zone scheme. J Supercomput 79, 8265–8294 (2023). https://doi-org-s.elink.xjtlu.edu.cn:443/10.1007/s11227-022-05012-2.
[8]. Zhu Yijie, Zhang Xi, Yu Jun. Optimized design of the arithmetic logic unit [J]. Microelectronics and computers, 2004,21(9):155-157. DOI:10.3969/j. issn.1000-7180.2004.09.043.
[9]. Hameed, A. L., Hameed, M., & Hasan, R. A. (2022). A New Technology for Reducing Dynamic Power Consumption in 8-Bit ALU Design. Iraqi Journal of Industrial Research, 9(3), 12-22.
[10]. Shirol, S. B., Ramakrishna, S., & Shettar, R. B. (2020). A Novel Design and Implementation of 8-Bit and 16-Bit Hybrid ALU. In Intelligent Systems Design and Applications: 18th International Conference on Intelligent Systems Design and Applications (ISDA 2018) held in Vellore, India, December 6-8, 2018, Volume 1 (pp. 32-42). Springer International Publishing.
Cite this article
Huang,Z. (2023). Design and implementation of an 8-bit ALU based on verilog HDL. Theoretical and Natural Science,14,180-185.
Data availability
The datasets used and/or analyzed during the current study will be available from the authors upon reasonable request.
Disclaimer/Publisher's Note
The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of EWA Publishing and/or the editor(s). EWA Publishing and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.
About volume
Volume title: Proceedings of the 3rd International Conference on Computing Innovation and Applied Physics
© 2024 by the author(s). Licensee EWA Publishing, Oxford, UK. This article is an open access article distributed under the terms and
conditions of the Creative Commons Attribution (CC BY) license. Authors who
publish this series agree to the following terms:
1. Authors retain copyright and grant the series right of first publication with the work simultaneously licensed under a Creative Commons
Attribution License that allows others to share the work with an acknowledgment of the work's authorship and initial publication in this
series.
2. Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the series's published
version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgment of its initial
publication in this series.
3. Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and
during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work (See
Open access policy for details).